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With the development of 3G network’s construction, mobile phone users increase 
gradually. Higher exceptions about the network’s quality and coverage are proposed. 
In fact, the cost of base station is a great proportion of the network’s investment, and 
finding location of the base station is very difficult. So the repeater has been widely 
utilized in our country’s mobile communication network applications, which due to its 
distinguishing characteristics: low cost, ease of installation，low power consumption and etc. 
At present, in order to improve the network’s quality, solve the network’s blind 
spots or weak areas and enhance the network’s coverage, the repeater has already 
been one of the principal means. However, the traditional analog repeater is greatly 
influenced by the surrounding environment, and it has a poor anti-jamming capability, 
a limited transmission distance, and a low amplifier’s efficiency. More importantly, 
there is no uniform protocol specification to meet the compatibility of the system 
vendors and repeater vendors. So, the mobile communication market needs the digital 
repeater urgently. 
The dissertation's aim is to design the digital repeater, and the research focuses 
on the digital IF front end design and its relevant technology. 
Firstly, the dissertation introduces the digital repeater’s background and current 
status. And then, the design idea and the system framework are thoroughly described. 
The function modules of the digital IF are described in detail. In response to the issue 
of modules design in DDC/DUC, the dissertation focuses on the related theory, such 
as signal sampling theory, interpolation and decimation theory. Based on the theory, 
the dissertation describes the efficient methods of implementation. Finally, the 
modules of DDC and DUC are implemented in FPGA. 
In digital repeater, Peak-to-Average Power Ratio (PAPR) reduction, which is also 
called Crest Factor Reduction (CFR), is one of the key methods of improving the 
amplifier’s efficiency. The dissertation outlines three PAPR reduction methods firstly, 















considering the result of the PAPR reduction and the complexity of the 
implementation, the dissertation proposes an improved arithmetic, which is called 
secondary clipping arithmetic. Then the dissertation simulates the arithmetic to check 
the arithmetic’s feasibility. After confirming the arithmetic’s feasibility, the 
dissertation proposes the architecture of "first decomposition, then synthesis" in 
response to the noise shaping filter, and then points out that the narrowband filters can 
be implemented by interpolated FIR(IFIR) structure. Finally, the arithmetic is 
implemented in FPGA. 
Under the guidance of software defined radio (SDR), the digital IF front end 
design in WCDMA digital repeater is implemented by the system-level design 
methods. Comply with the relevant standards such as 3GPP， the dissertation 
completes the system’s simulation test and hardware test. At the end, the dissertation 
draws the conclusion, that is, the scheme has the basic function of the digital IF in 
WCDMA digital repeater and it can realize smooth transition between the different 
carriers and easily upgrade between the different standards on the basis of the existing 
hardware. 
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是 2G 移动通信网的高速率数据传输，以及 3G 移动通信网的建设和更广泛的通
讯领域市场，研究数字化直放站及其关键技术是十分必要的。 
数字直放站的目的是提供一种带有数字预失真的、可实现多载波、数字化
的 3G 基站延伸系统，以实现 3G 基站射频信号大容量、大动态范围的远距离数
字传输，并提供灵活多样的快速组网方式，支持多频段和开放式架构，可实现
远程升级以及分布式建网，能够有效地提高网络性能并且降低网络建设的运营




















的研究也是在近年内逐步兴起。第一代直放站集中在 1999 年到 2001 年间陆续
推出，它采用的是独立的模拟线性功率放大器和窄带接收机，功放效率只有 9%




定。2000 年韩国开始研发设计数字式直放站，并在 2002 年投入使用,其主要产
品有数字光纤站、射频拉远单元（RRU）。国内的生产厂商正处于起步开发阶段。






(1) 全芯片方案：PMC 公司的专用芯片 PM7832 可以实现 CPRI 协议的所有
功能，配合 ADI 或 TI 等公司提供的专用数字上、下变频芯片，再配合
PM7815 或者 Intersil 公司的 ISL5239 预失真芯片，便可实现数字直放站
的基本功能。采用专用芯片，实现很方便，但是缺乏灵活性，功耗和成
本都比较高，而且兼容性比较差。 
(2) 芯片与 FPGA 相结合的方案：利用国半公司的 SCAN25100 芯片可实现
CPRI 协议的部分功能，利用 FPGA 实现数字上变频、数字下变频、降
低峰均比处理和 CPRI 协议中的成帧、解帧部分，数字预失真模块可用
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